A Hierarchical Multistage Interconnection Network
نویسندگان
چکیده
Multistage interconnection networks are used in many applications ranging from connecting processors to memory modules in a parallel processing system, to high-speed network switches and routers. One of the major drawbacks in multistage networks is the lack of proximity concept. All nodes are at the same distance from any other node. In this paper, we propose a new hierarchical Multistage Network (HMN) based on the multi-stage Omega network. The new network requires less hardware (silicon area) than the Omega network, and enjoys the same ease of routing as the Omega network. Since the HMN is hierarchical in nature, not all the nodes are at the same distance from any other node. The distance between two nodes that belong to the same cluster are less than two nodes in two different clusters. That makes the HMN suitable for applications where there are preference among the nodes. We also introduce simple and efficient algorithm for routing in the HMN and we compare the performance of the HMN to the Omega network.
منابع مشابه
Multistage Ring Network: A New Multiple Ring Network for Large Scale Multiprocessors
We present a new multiple ring network for multiprocessors, called the Multistage Ring Network(MRN). The MRN has a 2-level hierarchy of register insertion rings, and its interconnection of global rings forms a type of the multistage network. The architecture of the MRN is effective at diffusing the global traffic to all global rings and the bandwidth of the network increases proportionally with...
متن کاملMultistage bus network (MBN): an interconnection network for cache coherent multiprocessors
Single bus multiprocessor systems do not scale well due to the limited bandwidth of the bus. Hierarchical bus interconnections are scalable, but unfortunately the top level bus becomes a bottleneck for larger systems. In this paper we present a novel interconnection network called the Multistage Bus Network(MBN). The MBN consists of multiple stages of buses and it preserves the bandwidth proper...
متن کاملThe MINC chip: Multistage Interconnection Network with Cache control mechanism chip
The Multistage Interconnection Network with Cache control mechanism (MINC) is a hardware mechanism to control the cache coherent in a switchconnected multiprocessors using a crossbar or Multistage Interconnection Network(MIN). In the MINC, the directory is located on the shared memory module, and the Reduced Hierarchical Bit-map Directory schemes(RHBDs) are used to reduce the directory. In orde...
متن کاملMINC : Multistage Interconnection Network with Cache control mechanism
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing dir...
متن کاملMINSimulate – A MULTISTAGE INTERCONNECTION NETWORK SIMULATOR
Multistage interconnection networks are frequently proposed as connections in multiprocessor systems or network switches. In this paper, a new tool for stochastic simulation of such networks is presented. Simple crossbars can be simulated as well as multistage interconnection networks that are arranged in multiple layers.
متن کامل